

		Subclass	ISSUE CLASSIFICATION
	Class		

PATENT NUMBER

U.S. UTILITY Patent Application

O.I.P.E.	PATENT DATE
 SCANNED <u>TR3</u> Q.A. <u>Am</u>	

APPLICATION NO. 09/683091	CONT/PRIOR	CLASS 714	SUBCLASS 371	ART UNIT 2133 2154	EXAMINER WILSON
------------------------------	------------	--------------	-----------------	--------------------------	--------------------

APPLICANTS
William Corti
Robert Kenny
Joseph Marsh
Steven Parker

On-chip logic analyzer

TITLE

PTD-2040
12/99

ISSUING CLASSIFICATION

TERMINAL DISCLAIMER	DRAWINGS			CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.
<input checked="" type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed.				NOTICE OF ALLOWANCE MAILED	
<input type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S Patent No. _____				ISSUE FEE	
				Amount Due	Date Paid
<input type="checkbox"/> The terminal _____ months of this patent have been disclaimed.				ISSUE BATCH NUMBER	

WARNING:

The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form PTO-438A
(Rev. 8/99)

FILED WITH: DISK (CRF) FICHE CD-ROM
(Attached in pocket on right inside flap)